



Overcoming the Limitation of Cell Transistor Reliability in Ultimately Scaled DRAM Beyond 20-nm

Seong-Wan Ryu – Senior Engineer SK hynix

We demonstrated how a buried-gate saddle-fin cell transistor (cell TR) is formed in a fully integrated 2ynm 4Gb DRAM using silicon migration technique by hydrogen (H₂) annealing. The device is prepared by applying H₂ annealing after a dry etch process to form the saddle-fin structure. It clearly shows a reduction in interface trap density with notably enhanced variable-retention-time (VRT) characteristic and reliable row-hammering immunity. Anticipating that the interface trap curing will lead to practical applications to improve the reliability of the cell TR for next generation DRAM, the H₂ annealing method is believed to be a highly recommendable approach due to its process simplicity for mass production.

Organized by:

